Functional Verification Architecture Implementation for Power Optimized FIR Filter
نویسندگان
چکیده
منابع مشابه
VLSI Architecture for Optimized Low Power Digit Serial FIR Filter using MCM
Many efficient algorithms and architectures for the design of low-complexity bit-parallel Multiple Constant Multiplications (MCM) operation that dominates the complexity of Digital Signal Processing (DSP) systems. On the other hand, digit-serial architectures offer alternative low-complexity designs, since digit-serial operators occupy less area and are independent of the data word length. This...
متن کاملVlsi Architecture for Optimized Low Power Digit Serial Fir Filter with Fpga
\ Abstract: In the last two decades, many efficient algorithms and architectures have been introduced for the design of low power FIR Filter which dominates the complexity of many digital signal processing systems. On the other hand, little attention has been given to the digit-serial design that offers alternative low complexity since digit-serial operators occupy less area and are independent...
متن کاملPower-efficient FIR filter architecture design for wireless embedded system
This paper presents a novel approach for implementing power-efficient finite-impulse response (FIR) filters that requires less power consumption than traditional FIR filter implementation in wireless embedded systems. The proposed schemes can be adopted in the direct form FIR filter and achieve a large amount of reduction in the power consumption. By using a combination of proposed methods, bal...
متن کاملSubthreshold FIR Filter Architecture for Ultra Low Power Applications
Subthreshold design has been proposed as an effective technique for designing signal processing circuits needed in wireless sensor nodes powered by sources with limited energy. In this paper we propose a subthreshold FIR architecture which brings the benefits of reduced leakage energy, reduced minimum energy point, reduced operating voltage and increased operating frequency when compared with r...
متن کاملPower-Efficient Time-Domain Dispersion Compensation Using Optimized FIR Filter Implementation
We investigate fixed-point aspects and time-domain ASIC implementations of CD compensation. An optimized implementation gives significant power dissipation reduction for short links, with further reduction if pulse shaping is considered. OCIS codes: (060.1660) Coherent communications; (060.4510) Optical communications
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Engineering & Technology
سال: 2018
ISSN: 2227-524X
DOI: 10.14419/ijet.v7i2.20.14780